Searched refs:K1BASE (Results 1 - 24 of 24) sorted by relevance

/broadcom-cfe-1.4.2/cfe/arch/mips/board/vcs/src/
H A Dvcs_init.S65 #define CALLKSEG1(x) la k0,x ; or k0,K1BASE ; jal k0
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/bcm1480/src/
H A Dbcm1480_l1cache.S107 li t2,K1BASE
123 li t2,K1BASE
165 li t2,K1BASE
197 li t2,K1BASE
200 li t2,K1BASE
H A Dbcm1480_ircpoll.S112 la v0, K1BASE + A_BCM1480_IMR_CPU0_BASE
147 la v0, K1BASE + A_BCM1480_IMR_CPU0_BASE
182 la v0, K1BASE + A_BCM1480_IMR_CPU0_BASE
205 la v0, K1BASE + A_BCM1480_IMR_CPU0_BASE
H A Dsb1_cpuinit.S256 li t0,K1BASE /* tlbhi = impossible vpn */
H A Dbcm1480_altcpu.S182 or ra,K1BASE
544 or gp,gp,K1BASE
751 or gp,gp,K1BASE
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/sb1250/src/
H A Dsb1250_l1cache.S115 li t2,K1BASE
131 li t2,K1BASE
173 li t2,K1BASE
205 li t2,K1BASE
208 li t2,K1BASE
H A Dsb1250_ircpoll.S122 la v0, K1BASE + A_IMR_CPU0_BASE
149 la v0, K1BASE + A_IMR_CPU0_BASE
200 la v0, K1BASE + A_IMR_CPU0_BASE
H A Dsb1250_altcpu.S140 or ra,K1BASE
439 or gp,gp,K1BASE
H A Dsb1_cpuinit.S255 li t0,K1BASE /* tlbhi = impossible vpn */
H A Ddiag_l2cache.S2682 li v0, ~K1BASE
/broadcom-cfe-1.4.2/cfe/arch/mips/common/src/
H A Dlib_physio.S76 or a0,a0,K1BASE ; \
84 or a0,a0,K1BASE ; \
106 or a0,a0,K1BASE ; \
H A Dinit_ram.S133 * to either K0BASE or K1BASE depending on whether we're running
137 #define KSEGBASE K1BASE /* JTAG RAM version always uncached */
193 * cached versions of CFE, so we need to OR in K1BASE in the
242 li t2,K1BASE # and uncached space.
245 or t3,K1BASE
533 or ra,K1BASE
H A Ddev_flash_all.S104 or flashbase,K1BASE
H A Dzipstart_init.S95 or k1,K1BASE ; \
209 * cached versions of CFE, so we need to OR in K1BASE in the
631 or sp,K1BASE
H A Dexception.S185 li t1,K1BASE
H A Dapientry.S488 or t0,K1BASE
H A Dinit_mips.S150 * to either K0BASE or K1BASE depending on whether we're running
157 #define KSEGBASE K1BASE
300 * cached versions of CFE, so we need to OR in K1BASE in the
353 or gp,gp,K1BASE
599 or TEXTBASE,K1BASE
H A Ddev_flashop_engine.S142 or reg_base,K1BASE /* 32-bit, regular KSEG */
/broadcom-cfe-1.4.2/cfe/arch/mips/common/include/
H A Dmipsmacros.h321 #define JAL_KSEG1(x) LA t9,x ; or t9,K1BASE ; jalr t9
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/bcmcore/include/
H A Dsbmips32.h101 #define K1BASE (_ACAST32_ 0xa0000000) /* kernel unmapped uncached */ macro
114 #define PHYS_TO_K1(pa) (K1BASE | (pa))
124 #define ISK1SEG(va) ((va) >= K1BASE && (va) <= (K1BASE + K1SIZE - 1))
/broadcom-cfe-1.4.2/cfe/arch/mips/chipset/sibyte/include/
H A Dsbmips.h129 #define K1BASE (_ACAST32_ 0xa0000000) /* kernel unmapped uncached */ macro
154 #define PHYS_TO_K1(pa) (K1BASE | (pa))
174 #define ISK1SEG(va) ((va) >= K1BASE && (va) <= (K1BASE + K1SIZE - 1))
/broadcom-cfe-1.4.2/cfe/arch/mips/cpu/bcmcore/src/
H A Dbcmcore_cpuinit.S195 li t0,K1BASE /* tlbhi = impossible vpn */
/broadcom-cfe-1.4.2/cfe/verif/
H A Dvapi.S95 or t0,K1BASE ; \
684 or t0,K1BASE # Make K1seg
1042 or ra,K1BASE
/broadcom-cfe-1.4.2/cfe/arch/mips/chipset/sibyte/src/
H A Dcfe_dmtest.c69 else if (va - K1BASE >= 0 && va - K1BASE < K1SIZE)

Completed in 122 milliseconds