Searched refs:tv_master_cntl (Results 1 - 5 of 5) sorted by relevance

/haiku/src/add-ons/accelerants/radeon/
H A Dinternal_tv_out.c33 { RADEON_TV_MASTER_CNTL, offsetof( impactv_regs, tv_master_cntl ) },
82 { RADEON_TV_MASTER_CNTL, offsetof( impactv_regs, tv_master_cntl ) },
190 uint32 orig_tv_master_cntl = values->tv_master_cntl;
196 values->tv_master_cntl |=
224 values->tv_master_cntl = orig_tv_master_cntl;
H A Dtheatre_out.c32 { THEATRE_VIP_MASTER_CNTL, offsetof( impactv_regs, tv_master_cntl ) },
100 { THEATRE_VIP_MASTER_CNTL, offsetof( impactv_regs, tv_master_cntl ) },
182 uint32 orig_tv_master_cntl = values->tv_master_cntl;
188 values->tv_master_cntl |=
214 values->tv_master_cntl = orig_tv_master_cntl;
H A Dimpactv.c699 values->tv_master_cntl =
704 values->tv_master_cntl |= RADEON_TV_MASTER_CNTL_RESTART_PHASE_FIX;
706 values->tv_master_cntl &= ~RADEON_TV_MASTER_CNTL_RESTART_PHASE_FIX;
710 values->tv_master_cntl |= RADEON_TV_MASTER_CNTL_TV_ON;
712 values->tv_master_cntl |=
724 SHOW_FLOW( 2, "tv_master_cntl=%x", values->tv_master_cntl );
H A Dset_mode.h157 uint32 tv_master_cntl; member in struct:__anon1241
180 uint32 tv_master_cntl; member in struct:__anon1242
H A Dmonitor_routing.c72 values->tv_master_cntl = INREG( regs, RADEON_TV_MASTER_CNTL );
283 values->tv_master_cntl =
466 OUTREG( regs, RADEON_TV_MASTER_CNTL, values->tv_master_cntl );

Completed in 37 milliseconds