Searched refs:bankw (Results 1 - 5 of 5) sorted by relevance

/freebsd-10.0-release/sys/dev/drm2/radeon/
H A Devergreen_cs.c179 unsigned bankw; member in struct:eg_surface
271 palign = (8 * surf->bankw * track->npipes) * surf->mtilea;
350 switch (surf->bankw) {
351 case 0: surf->bankw = 1; break;
352 case 1: surf->bankw = 2; break;
353 case 2: surf->bankw = 4; break;
354 case 3: surf->bankw = 8; break;
356 dev_warn(p->dev, "%s:%d %s invalid bankw %d\n",
357 __func__, __LINE__, prefix, surf->bankw);
413 surf.bankw
1394 unsigned bankw, bankh, mtaspect, tile_split; local
1657 unsigned bankw, bankh, mtaspect, tile_split; local
1685 unsigned bankw, bankh, mtaspect, tile_split; local
2496 unsigned bankw, bankh, mtaspect, tile_split; local
[all...]
H A Dradeon_object.c477 unsigned bankw, bankh, mtaspect, tilesplit, stilesplit; local
479 bankw = (tiling_flags >> RADEON_TILING_EG_BANKW_SHIFT) & RADEON_TILING_EG_BANKW_MASK;
484 switch (bankw) {
H A Devergreen.c54 void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw, argument
58 *bankw = (tiling_flags >> RADEON_TILING_EG_BANKW_SHIFT) & RADEON_TILING_EG_BANKW_MASK;
62 switch (*bankw) {
64 case 1: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_1; break;
65 case 2: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_2; break;
66 case 4: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_4; break;
67 case 8: *bankw = EVERGREEN_ADDR_SURF_BANK_WIDTH_8; break;
H A Datombios_crtc.c1078 unsigned bankw, bankh, mtaspect, tile_split; local
1173 evergreen_tiling_fields(tiling_flags, &bankw, &bankh, &mtaspect, &tile_split);
1175 fb_format |= EVERGREEN_GRPH_BANK_WIDTH(bankw);
H A Dradeon.h213 extern void evergreen_tiling_fields(unsigned tiling_flags, unsigned *bankw,

Completed in 95 milliseconds