1210284Sjmallett/***********************license start*************** 2215990Sjmallett * Copyright (c) 2003-2010 Cavium Networks (support@cavium.com). All rights 3215990Sjmallett * reserved. 4210284Sjmallett * 5210284Sjmallett * 6215990Sjmallett * Redistribution and use in source and binary forms, with or without 7215990Sjmallett * modification, are permitted provided that the following conditions are 8215990Sjmallett * met: 9210284Sjmallett * 10215990Sjmallett * * Redistributions of source code must retain the above copyright 11215990Sjmallett * notice, this list of conditions and the following disclaimer. 12210284Sjmallett * 13215990Sjmallett * * Redistributions in binary form must reproduce the above 14215990Sjmallett * copyright notice, this list of conditions and the following 15215990Sjmallett * disclaimer in the documentation and/or other materials provided 16215990Sjmallett * with the distribution. 17215990Sjmallett 18215990Sjmallett * * Neither the name of Cavium Networks nor the names of 19215990Sjmallett * its contributors may be used to endorse or promote products 20215990Sjmallett * derived from this software without specific prior written 21215990Sjmallett * permission. 22215990Sjmallett 23215990Sjmallett * This Software, including technical data, may be subject to U.S. export control 24215990Sjmallett * laws, including the U.S. Export Administration Act and its associated 25215990Sjmallett * regulations, and may be subject to export or import regulations in other 26215990Sjmallett * countries. 27215990Sjmallett 28215990Sjmallett * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS" 29215990Sjmallett * AND WITH ALL FAULTS AND CAVIUM NETWORKS MAKES NO PROMISES, REPRESENTATIONS OR 30215990Sjmallett * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO 31215990Sjmallett * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR 32215990Sjmallett * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM 33215990Sjmallett * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE, 34215990Sjmallett * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF 35215990Sjmallett * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR 36215990Sjmallett * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE RISK ARISING OUT OF USE OR 37215990Sjmallett * PERFORMANCE OF THE SOFTWARE LIES WITH YOU. 38210284Sjmallett ***********************license end**************************************/ 39210284Sjmallett 40210284Sjmallett 41210284Sjmallett 42210284Sjmallett 43210284Sjmallett 44210284Sjmallett 45215990Sjmallett 46210284Sjmallett/** 47210284Sjmallett * @file 48210284Sjmallett * 49210284Sjmallett * General Purpose IO interface. 50210284Sjmallett * 51215990Sjmallett * <hr>$Revision: 49448 $<hr> 52210284Sjmallett */ 53210284Sjmallett 54210284Sjmallett#ifndef __CVMX_GPIO_H__ 55210284Sjmallett#define __CVMX_GPIO_H__ 56210284Sjmallett 57210284Sjmallett#ifdef __cplusplus 58210284Sjmallettextern "C" { 59210284Sjmallett#endif 60210284Sjmallett 61215990Sjmallett/* CSR typedefs have been moved to cvmx-gpio-defs.h */ 62210284Sjmallett 63210284Sjmallett/** 64210284Sjmallett * Clear the interrupt rising edge detector for the supplied 65210284Sjmallett * pins in the mask. Chips which have more than 16 GPIO pins 66210284Sjmallett * can't use them for interrupts. 67210284Sjmallett * 68210284Sjmallett * @param clear_mask Mask of pins to clear 69210284Sjmallett */ 70210284Sjmallettstatic inline void cvmx_gpio_interrupt_clear(uint16_t clear_mask) 71210284Sjmallett{ 72210284Sjmallett cvmx_gpio_int_clr_t gpio_int_clr; 73210284Sjmallett gpio_int_clr.u64 = 0; 74210284Sjmallett gpio_int_clr.s.type = clear_mask; 75210284Sjmallett cvmx_write_csr(CVMX_GPIO_INT_CLR, gpio_int_clr.u64); 76210284Sjmallett} 77210284Sjmallett 78210284Sjmallett 79210284Sjmallett/** 80210284Sjmallett * GPIO Read Data 81210284Sjmallett * 82210284Sjmallett * @return Status of the GPIO pins 83210284Sjmallett */ 84210284Sjmallettstatic inline uint32_t cvmx_gpio_read(void) 85210284Sjmallett{ 86210284Sjmallett cvmx_gpio_rx_dat_t gpio_rx_dat; 87210284Sjmallett gpio_rx_dat.u64 = cvmx_read_csr(CVMX_GPIO_RX_DAT); 88210284Sjmallett return gpio_rx_dat.s.dat; 89210284Sjmallett} 90210284Sjmallett 91210284Sjmallett 92210284Sjmallett/** 93210284Sjmallett * GPIO Clear pin 94210284Sjmallett * 95210284Sjmallett * @param clear_mask Bit mask to indicate which bits to drive to '0'. 96210284Sjmallett */ 97210284Sjmallettstatic inline void cvmx_gpio_clear(uint32_t clear_mask) 98210284Sjmallett{ 99210284Sjmallett cvmx_gpio_tx_clr_t gpio_tx_clr; 100210284Sjmallett gpio_tx_clr.u64 = 0; 101210284Sjmallett gpio_tx_clr.s.clr = clear_mask; 102210284Sjmallett cvmx_write_csr(CVMX_GPIO_TX_CLR, gpio_tx_clr.u64); 103210284Sjmallett} 104210284Sjmallett 105210284Sjmallett 106210284Sjmallett/** 107210284Sjmallett * GPIO Set pin 108210284Sjmallett * 109210284Sjmallett * @param set_mask Bit mask to indicate which bits to drive to '1'. 110210284Sjmallett */ 111210284Sjmallettstatic inline void cvmx_gpio_set(uint32_t set_mask) 112210284Sjmallett{ 113210284Sjmallett cvmx_gpio_tx_set_t gpio_tx_set; 114210284Sjmallett gpio_tx_set.u64 = 0; 115210284Sjmallett gpio_tx_set.s.set = set_mask; 116210284Sjmallett cvmx_write_csr(CVMX_GPIO_TX_SET, gpio_tx_set.u64); 117210284Sjmallett} 118210284Sjmallett 119210284Sjmallett#ifdef __cplusplus 120210284Sjmallett} 121210284Sjmallett#endif 122210284Sjmallett 123210284Sjmallett#endif 124210284Sjmallett 125