main.c revision 221869
1139738Simp/*- 284996Srobert * Initial implementation: 384996Srobert * Copyright (c) 2001 Robert Drehmel 484996Srobert * All rights reserved. 584996Srobert * 684996Srobert * As long as the above copyright statement and this notice remain 7181398Smarius * unchanged, you can do what ever you want with this file. 884996Srobert */ 9182916Smarius/*- 10182916Smarius * Copyright (c) 2008 Marius Strobl <marius@FreeBSD.org> 11182916Smarius * All rights reserved. 12182916Smarius * 13182916Smarius * Redistribution and use in source and binary forms, with or without 14182916Smarius * modification, are permitted provided that the following conditions 15182916Smarius * are met: 16182916Smarius * 1. Redistributions of source code must retain the above copyright 17182916Smarius * notice, this list of conditions and the following disclaimer. 18182916Smarius * 2. Redistributions in binary form must reproduce the above copyright 19182916Smarius * notice, this list of conditions and the following disclaimer in the 20182916Smarius * documentation and/or other materials provided with the distribution. 21182916Smarius * 22182916Smarius * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 23182916Smarius * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 24182916Smarius * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 25182916Smarius * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 26182916Smarius * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 27182916Smarius * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 28182916Smarius * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 29182916Smarius * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 30182916Smarius * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 31182916Smarius * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 32182916Smarius * SUCH DAMAGE. 33182916Smarius */ 34124139Sobrien 35124139Sobrien#include <sys/cdefs.h> 36124139Sobrien__FBSDID("$FreeBSD: head/sys/boot/sparc64/loader/main.c 221869 2011-05-14 01:53:38Z attilio $"); 37182020Smarius 3884996Srobert/* 3984996Srobert * FreeBSD/sparc64 kernel loader - machine dependent part 4084996Srobert * 4184996Srobert * - implements copyin and readin functions that map kernel 4284996Srobert * pages on demand. The machine independent code does not 4384996Srobert * know the size of the kernel early enough to pre-enter 4484996Srobert * TTEs and install just one 4MB mapping seemed to limiting 4584996Srobert * to me. 4684996Srobert */ 4791139Sjake 4884996Srobert#include <stand.h> 49203829Smarius#include <sys/param.h> 5084996Srobert#include <sys/exec.h> 51203829Smarius#include <sys/linker.h> 52102219Srobert#include <sys/queue.h> 53163145Skmacy#include <sys/types.h> 5484996Srobert 55163145Skmacy#include <vm/vm.h> 5684996Srobert#include <machine/asi.h> 57203829Smarius#include <machine/cmt.h> 5891139Sjake#include <machine/cpufunc.h> 5984996Srobert#include <machine/elf.h> 60203829Smarius#include <machine/fireplane.h> 61203829Smarius#include <machine/jbus.h> 6291110Sjake#include <machine/lsu.h> 6391110Sjake#include <machine/metadata.h> 6484996Srobert#include <machine/tte.h> 65181398Smarius#include <machine/tlb.h> 6691139Sjake#include <machine/upa.h> 67182478Smarius#include <machine/ver.h> 68182877Smarius#include <machine/vmparam.h> 6984996Srobert 7084996Srobert#include "bootstrap.h" 7184996Srobert#include "libofw.h" 7285719Sjake#include "dev_net.h" 7384996Srobert 74203829Smarius#ifndef CTASSERT 75203829Smarius#define CTASSERT(x) _CTASSERT(x, __LINE__) 76203829Smarius#define _CTASSERT(x, y) __CTASSERT(x, y) 77203829Smarius#define __CTASSERT(x, y) typedef char __assert ## y[(x) ? 1 : -1] 78203829Smarius#endif 79203829Smarius 80170839Smariusextern char bootprog_name[], bootprog_rev[], bootprog_date[], bootprog_maker[]; 81170839Smarius 8284996Srobertenum { 8384996Srobert HEAPVA = 0x800000, 8484996Srobert HEAPSZ = 0x1000000, 8584996Srobert LOADSZ = 0x1000000 /* for kernel and modules */ 8684996Srobert}; 8784996Srobert 88203829Smarius/* At least Sun Fire V1280 require page sized allocations to be claimed. */ 89203829SmariusCTASSERT(HEAPSZ % PAGE_SIZE == 0); 90203829Smarius 91170839Smariusstatic struct mmu_ops { 92163145Skmacy void (*tlb_init)(void); 93163145Skmacy int (*mmu_mapin)(vm_offset_t va, vm_size_t len); 94163145Skmacy} *mmu_ops; 95163145Skmacy 9685719Sjaketypedef void kernel_entry_t(vm_offset_t mdp, u_long o1, u_long o2, u_long o3, 97170839Smarius void *openfirmware); 9885719Sjake 99203829Smariusstatic inline u_long dtlb_get_data_sun4u(u_int); 100203830Smariusstatic int dtlb_enter_sun4u(u_int, u_long data, vm_offset_t); 101181398Smariusstatic vm_offset_t dtlb_va_to_pa_sun4u(vm_offset_t); 102203829Smariusstatic inline u_long itlb_get_data_sun4u(u_int); 103203830Smariusstatic int itlb_enter_sun4u(u_int, u_long data, vm_offset_t); 104181398Smariusstatic vm_offset_t itlb_va_to_pa_sun4u(vm_offset_t); 105182916Smariusstatic void itlb_relocate_locked0_sun4u(void); 10685719Sjakeextern vm_offset_t md_load(char *, vm_offset_t *); 107170839Smariusstatic int sparc64_autoload(void); 108170839Smariusstatic ssize_t sparc64_readin(const int, vm_offset_t, const size_t); 109170839Smariusstatic ssize_t sparc64_copyin(const void *, vm_offset_t, size_t); 110170854Smariusstatic vm_offset_t claim_virt(vm_offset_t, size_t, int); 111170854Smariusstatic vm_offset_t alloc_phys(size_t, int); 112170854Smariusstatic int map_phys(int, size_t, vm_offset_t, vm_offset_t); 113170854Smariusstatic void release_phys(vm_offset_t, u_int); 114114386Speterstatic int __elfN(exec)(struct preloaded_file *); 115163145Skmacystatic int mmu_mapin_sun4u(vm_offset_t, vm_size_t); 116170839Smariusstatic vm_offset_t init_heap(void); 117203829Smariusstatic phandle_t find_bsp_sun4u(phandle_t, uint32_t); 118203829Smariusconst char *cpu_cpuid_prop_sun4u(void); 119203829Smariusuint32_t cpu_get_mid_sun4u(void); 120163145Skmacystatic void tlb_init_sun4u(void); 12184996Srobert 122181398Smarius#ifdef LOADER_DEBUG 123181398Smariustypedef u_int64_t tte_t; 124181398Smarius 125181398Smariusstatic void pmap_print_tlb_sun4u(void); 126181398Smariusstatic void pmap_print_tte_sun4u(tte_t, tte_t); 127181398Smarius#endif 128181398Smarius 129170839Smariusstatic struct mmu_ops mmu_ops_sun4u = { tlb_init_sun4u, mmu_mapin_sun4u }; 130163145Skmacy 131163145Skmacy/* sun4u */ 13297445Sjakestruct tlb_entry *dtlb_store; 13397445Sjakestruct tlb_entry *itlb_store; 134203829Smariusu_int dtlb_slot; 135203829Smariusu_int itlb_slot; 136204152Smariusstatic int cpu_impl; 137203829Smariusstatic u_int dtlb_slot_max; 138203829Smariusstatic u_int itlb_slot_max; 13991139Sjake 140170839Smariusstatic vm_offset_t curkva = 0; 141170839Smariusstatic vm_offset_t heapva; 142163145Skmacy 143170854Smariusstatic phandle_t root; 14484996Srobert 14584996Srobert/* 14684996Srobert * Machine dependent structures that the machine independent 14784996Srobert * loader part uses. 14884996Srobert */ 14984996Srobertstruct devsw *devsw[] = { 15085719Sjake#ifdef LOADER_DISK_SUPPORT 15184996Srobert &ofwdisk, 15285719Sjake#endif 15385719Sjake#ifdef LOADER_NET_SUPPORT 15485719Sjake &netdev, 15585719Sjake#endif 15684996Srobert 0 15784996Srobert}; 15884996Srobertstruct arch_switch archsw; 15984996Srobert 160170839Smariusstatic struct file_format sparc64_elf = { 161114386Speter __elfN(loadfile), 162114386Speter __elfN(exec) 16384996Srobert}; 16484996Srobertstruct file_format *file_formats[] = { 16584996Srobert &sparc64_elf, 16684996Srobert 0 16784996Srobert}; 16884996Srobertstruct fs_ops *file_system[] = { 16991110Sjake#ifdef LOADER_UFS_SUPPORT 17084996Srobert &ufs_fsops, 17185719Sjake#endif 17293606Stmm#ifdef LOADER_CD9660_SUPPORT 17393606Stmm &cd9660_fsops, 17493606Stmm#endif 175108100Sjake#ifdef LOADER_ZIP_SUPPORT 176105065Sjake &zipfs_fsops, 177105065Sjake#endif 178108100Sjake#ifdef LOADER_GZIP_SUPPORT 179108100Sjake &gzipfs_fsops, 180108100Sjake#endif 181105065Sjake#ifdef LOADER_BZIP2_SUPPORT 182105065Sjake &bzipfs_fsops, 183105065Sjake#endif 184117448Stmm#ifdef LOADER_NFS_SUPPORT 18585719Sjake &nfs_fsops, 18685719Sjake#endif 18791110Sjake#ifdef LOADER_TFTP_SUPPORT 18891110Sjake &tftp_fsops, 18991110Sjake#endif 19084996Srobert 0 19184996Srobert}; 19285719Sjakestruct netif_driver *netif_drivers[] = { 19385719Sjake#ifdef LOADER_NET_SUPPORT 19485719Sjake &ofwnet, 19585719Sjake#endif 19685719Sjake 0 19785719Sjake}; 19884996Srobert 19984996Srobertextern struct console ofwconsole; 20084996Srobertstruct console *consoles[] = { 20184996Srobert &ofwconsole, 20284996Srobert 0 20384996Srobert}; 20484996Srobert 20591110Sjake#ifdef LOADER_DEBUG 20691110Sjakestatic int 20791110Sjakewatch_phys_set_mask(vm_offset_t pa, u_long mask) 20891110Sjake{ 20991110Sjake u_long lsucr; 21091110Sjake 21191110Sjake stxa(AA_DMMU_PWPR, ASI_DMMU, pa & (((2UL << 38) - 1) << 3)); 21291110Sjake lsucr = ldxa(0, ASI_LSU_CTL_REG); 21391110Sjake lsucr = ((lsucr | LSU_PW) & ~LSU_PM_MASK) | 21491110Sjake (mask << LSU_PM_SHIFT); 21591110Sjake stxa(0, ASI_LSU_CTL_REG, lsucr); 21691110Sjake return (0); 21791110Sjake} 21891110Sjake 21991110Sjakestatic int 22091110Sjakewatch_phys_set(vm_offset_t pa, int sz) 22191110Sjake{ 22291110Sjake u_long off; 22391110Sjake 22491110Sjake off = (u_long)pa & 7; 22591110Sjake /* Test for misaligned watch points. */ 22691110Sjake if (off + sz > 8) 22791110Sjake return (-1); 22891110Sjake return (watch_phys_set_mask(pa, ((1 << sz) - 1) << off)); 22991110Sjake} 23091110Sjake 23191110Sjake 23291110Sjakestatic int 23391110Sjakewatch_virt_set_mask(vm_offset_t va, u_long mask) 23491110Sjake{ 23591110Sjake u_long lsucr; 23691110Sjake 23791110Sjake stxa(AA_DMMU_VWPR, ASI_DMMU, va & (((2UL << 41) - 1) << 3)); 23891110Sjake lsucr = ldxa(0, ASI_LSU_CTL_REG); 23991110Sjake lsucr = ((lsucr | LSU_VW) & ~LSU_VM_MASK) | 24091110Sjake (mask << LSU_VM_SHIFT); 24191110Sjake stxa(0, ASI_LSU_CTL_REG, lsucr); 24291110Sjake return (0); 24391110Sjake} 24491110Sjake 24591110Sjakestatic int 24691110Sjakewatch_virt_set(vm_offset_t va, int sz) 24791110Sjake{ 24891110Sjake u_long off; 24991110Sjake 25091110Sjake off = (u_long)va & 7; 25191110Sjake /* Test for misaligned watch points. */ 25291110Sjake if (off + sz > 8) 25391110Sjake return (-1); 25491110Sjake return (watch_virt_set_mask(va, ((1 << sz) - 1) << off)); 25591110Sjake} 25691110Sjake#endif 25791110Sjake 25884996Srobert/* 25984996Srobert * archsw functions 26084996Srobert */ 26184996Srobertstatic int 26284996Srobertsparc64_autoload(void) 26384996Srobert{ 264170839Smarius 265170839Smarius return (0); 26684996Srobert} 26784996Srobert 26884996Srobertstatic ssize_t 26984996Srobertsparc64_readin(const int fd, vm_offset_t va, const size_t len) 27084996Srobert{ 271170839Smarius 272163145Skmacy mmu_ops->mmu_mapin(va, len); 273170839Smarius return (read(fd, (void *)va, len)); 27484996Srobert} 27584996Srobert 27684996Srobertstatic ssize_t 27784996Srobertsparc64_copyin(const void *src, vm_offset_t dest, size_t len) 27884996Srobert{ 279170839Smarius 280163145Skmacy mmu_ops->mmu_mapin(dest, len); 28184996Srobert memcpy((void *)dest, src, len); 282170839Smarius return (len); 28384996Srobert} 28484996Srobert 28584996Srobert/* 28684996Srobert * other MD functions 28784996Srobert */ 288170854Smariusstatic vm_offset_t 289170854Smariusclaim_virt(vm_offset_t virt, size_t size, int align) 290170854Smarius{ 291170854Smarius vm_offset_t mva; 292170854Smarius 293170854Smarius if (OF_call_method("claim", mmu, 3, 1, virt, size, align, &mva) == -1) 294170854Smarius return ((vm_offset_t)-1); 295170854Smarius return (mva); 296170854Smarius} 297170854Smarius 298170854Smariusstatic vm_offset_t 299170854Smariusalloc_phys(size_t size, int align) 300170854Smarius{ 301170854Smarius cell_t phys_hi, phys_low; 302170854Smarius 303170854Smarius if (OF_call_method("claim", memory, 2, 2, size, align, &phys_low, 304170854Smarius &phys_hi) == -1) 305170854Smarius return ((vm_offset_t)-1); 306170854Smarius return ((vm_offset_t)phys_hi << 32 | phys_low); 307170854Smarius} 308170854Smarius 30984996Srobertstatic int 310170854Smariusmap_phys(int mode, size_t size, vm_offset_t virt, vm_offset_t phys) 311170854Smarius{ 312170854Smarius 313170854Smarius return (OF_call_method("map", mmu, 5, 0, (uint32_t)phys, 314170854Smarius (uint32_t)(phys >> 32), virt, size, mode)); 315170854Smarius} 316170854Smarius 317170854Smariusstatic void 318170854Smariusrelease_phys(vm_offset_t phys, u_int size) 319170854Smarius{ 320170854Smarius 321170854Smarius (void)OF_call_method("release", memory, 3, 0, (uint32_t)phys, 322170854Smarius (uint32_t)(phys >> 32), size); 323170854Smarius} 324170854Smarius 325170854Smariusstatic int 326114386Speter__elfN(exec)(struct preloaded_file *fp) 32784996Srobert{ 32884996Srobert struct file_metadata *fmp; 32985719Sjake vm_offset_t mdp; 330116415Sjake Elf_Addr entry; 33191139Sjake Elf_Ehdr *e; 33285719Sjake int error; 33384996Srobert 334170839Smarius if ((fmp = file_findmetadata(fp, MODINFOMD_ELFHDR)) == 0) 335170839Smarius return (EFTYPE); 33691139Sjake e = (Elf_Ehdr *)&fmp->md_data; 33784996Srobert 33885719Sjake if ((error = md_load(fp->f_args, &mdp)) != 0) 339170839Smarius return (error); 34084996Srobert 34191139Sjake printf("jumping to kernel entry at %#lx.\n", e->e_entry); 342188455Smarius#ifdef LOADER_DEBUG 343181398Smarius pmap_print_tlb_sun4u(); 34484996Srobert#endif 34585719Sjake 346200946Smarius dev_cleanup(); 347200946Smarius 348116415Sjake entry = e->e_entry; 349116415Sjake 350165325Skmacy OF_release((void *)heapva, HEAPSZ); 351116415Sjake 352116415Sjake ((kernel_entry_t *)entry)(mdp, 0, 0, 0, openfirmware); 353116415Sjake 354170854Smarius panic("%s: exec returned", __func__); 35584996Srobert} 35684996Srobert 357182478Smariusstatic inline u_long 358203829Smariusdtlb_get_data_sun4u(u_int slot) 359182478Smarius{ 360182478Smarius 361182478Smarius /* 362182478Smarius * We read ASI_DTLB_DATA_ACCESS_REG twice in order to work 363182478Smarius * around errata of USIII and beyond. 364182478Smarius */ 365182478Smarius (void)ldxa(TLB_DAR_SLOT(slot), ASI_DTLB_DATA_ACCESS_REG); 366182478Smarius return (ldxa(TLB_DAR_SLOT(slot), ASI_DTLB_DATA_ACCESS_REG)); 367182478Smarius} 368182478Smarius 369182478Smariusstatic inline u_long 370203829Smariusitlb_get_data_sun4u(u_int slot) 371182478Smarius{ 372182478Smarius 373182478Smarius /* 374182478Smarius * We read ASI_ITLB_DATA_ACCESS_REG twice in order to work 375182478Smarius * around errata of USIII and beyond. 376182478Smarius */ 377182478Smarius (void)ldxa(TLB_DAR_SLOT(slot), ASI_ITLB_DATA_ACCESS_REG); 378182478Smarius return (ldxa(TLB_DAR_SLOT(slot), ASI_ITLB_DATA_ACCESS_REG)); 379182478Smarius} 380182478Smarius 381181398Smariusstatic vm_offset_t 382181398Smariusdtlb_va_to_pa_sun4u(vm_offset_t va) 383181398Smarius{ 384182766Smarius u_long pstate, reg; 385181398Smarius int i; 386181398Smarius 387182766Smarius pstate = rdpr(pstate); 388182766Smarius wrpr(pstate, pstate & ~PSTATE_IE, 0); 389181398Smarius for (i = 0; i < dtlb_slot_max; i++) { 390181398Smarius reg = ldxa(TLB_DAR_SLOT(i), ASI_DTLB_TAG_READ_REG); 391181398Smarius if (TLB_TAR_VA(reg) != va) 392181398Smarius continue; 393182478Smarius reg = dtlb_get_data_sun4u(i); 394182766Smarius wrpr(pstate, pstate, 0); 395191071Smarius reg >>= TD_PA_SHIFT; 396207537Smarius if (cpu_impl == CPU_IMPL_SPARC64V || 397207537Smarius cpu_impl >= CPU_IMPL_ULTRASPARCIII) 398191071Smarius return (reg & TD_PA_CH_MASK); 399191071Smarius return (reg & TD_PA_SF_MASK); 400181398Smarius } 401182766Smarius wrpr(pstate, pstate, 0); 402181398Smarius return (-1); 403181398Smarius} 404181398Smarius 405181398Smariusstatic vm_offset_t 406181398Smariusitlb_va_to_pa_sun4u(vm_offset_t va) 407181398Smarius{ 408182766Smarius u_long pstate, reg; 409181398Smarius int i; 410181398Smarius 411182766Smarius pstate = rdpr(pstate); 412182766Smarius wrpr(pstate, pstate & ~PSTATE_IE, 0); 413181398Smarius for (i = 0; i < itlb_slot_max; i++) { 414181398Smarius reg = ldxa(TLB_DAR_SLOT(i), ASI_ITLB_TAG_READ_REG); 415181398Smarius if (TLB_TAR_VA(reg) != va) 416181398Smarius continue; 417182478Smarius reg = itlb_get_data_sun4u(i); 418182766Smarius wrpr(pstate, pstate, 0); 419191071Smarius reg >>= TD_PA_SHIFT; 420207537Smarius if (cpu_impl == CPU_IMPL_SPARC64V || 421207537Smarius cpu_impl >= CPU_IMPL_ULTRASPARCIII) 422191071Smarius return (reg & TD_PA_CH_MASK); 423191071Smarius return (reg & TD_PA_SF_MASK); 424181398Smarius } 425182766Smarius wrpr(pstate, pstate, 0); 426181398Smarius return (-1); 427181398Smarius} 428181398Smarius 429203830Smariusstatic int 430203830Smariusdtlb_enter_sun4u(u_int index, u_long data, vm_offset_t virt) 431181398Smarius{ 432181398Smarius 433203830Smarius return (OF_call_method("SUNW,dtlb-load", mmu, 3, 0, index, data, 434203830Smarius virt)); 435181398Smarius} 436181398Smarius 437203830Smariusstatic int 438203830Smariusitlb_enter_sun4u(u_int index, u_long data, vm_offset_t virt) 439181398Smarius{ 440181398Smarius 441203830Smarius if (cpu_impl == CPU_IMPL_ULTRASPARCIIIp && index == 0 && 442203830Smarius (data & TD_L) != 0) 443203830Smarius panic("%s: won't enter locked TLB entry at index 0 on USIII+", 444203830Smarius __func__); 445203830Smarius return (OF_call_method("SUNW,itlb-load", mmu, 3, 0, index, data, 446203830Smarius virt)); 447181398Smarius} 448181398Smarius 449182916Smariusstatic void 450182916Smariusitlb_relocate_locked0_sun4u(void) 451182916Smarius{ 452182916Smarius u_long data, pstate, tag; 453182916Smarius int i; 454182916Smarius 455182916Smarius if (cpu_impl != CPU_IMPL_ULTRASPARCIIIp) 456182916Smarius return; 457182916Smarius 458182916Smarius pstate = rdpr(pstate); 459182916Smarius wrpr(pstate, pstate & ~PSTATE_IE, 0); 460182916Smarius 461182916Smarius data = itlb_get_data_sun4u(0); 462182916Smarius if ((data & (TD_V | TD_L)) != (TD_V | TD_L)) { 463182916Smarius wrpr(pstate, pstate, 0); 464182916Smarius return; 465182916Smarius } 466182916Smarius 467182916Smarius /* Flush the mapping of slot 0. */ 468182916Smarius tag = ldxa(TLB_DAR_SLOT(0), ASI_ITLB_TAG_READ_REG); 469182916Smarius stxa(TLB_DEMAP_VA(TLB_TAR_VA(tag)) | TLB_DEMAP_PRIMARY | 470182916Smarius TLB_DEMAP_PAGE, ASI_IMMU_DEMAP, 0); 471182916Smarius flush(0); /* The USIII-family ignores the address. */ 472182916Smarius 473182916Smarius /* 474182916Smarius * Search a replacement slot != 0 and enter the data and tag 475182916Smarius * that formerly were in slot 0. 476182916Smarius */ 477182916Smarius for (i = 1; i < itlb_slot_max; i++) { 478182916Smarius if ((itlb_get_data_sun4u(i) & TD_V) != 0) 479182916Smarius continue; 480182916Smarius 481182916Smarius stxa(AA_IMMU_TAR, ASI_IMMU, tag); 482182916Smarius stxa(TLB_DAR_SLOT(i), ASI_ITLB_DATA_ACCESS_REG, data); 483182916Smarius flush(0); /* The USIII-family ignores the address. */ 484182916Smarius break; 485182916Smarius } 486182916Smarius wrpr(pstate, pstate, 0); 487182916Smarius if (i == itlb_slot_max) 488182916Smarius panic("%s: could not find a replacement slot", __func__); 489182916Smarius} 490182916Smarius 49184996Srobertstatic int 492163145Skmacymmu_mapin_sun4u(vm_offset_t va, vm_size_t len) 49384996Srobert{ 49491110Sjake vm_offset_t pa, mva; 49597445Sjake u_long data; 496203830Smarius u_int index; 49784996Srobert 49884996Srobert if (va + len > curkva) 49984996Srobert curkva = va + len; 50084996Srobert 50191110Sjake pa = (vm_offset_t)-1; 50285719Sjake len += va & PAGE_MASK_4M; 50385719Sjake va &= ~PAGE_MASK_4M; 50484996Srobert while (len) { 505181398Smarius if (dtlb_va_to_pa_sun4u(va) == (vm_offset_t)-1 || 506181398Smarius itlb_va_to_pa_sun4u(va) == (vm_offset_t)-1) { 507182020Smarius /* Allocate a physical page, claim the virtual area. */ 50891110Sjake if (pa == (vm_offset_t)-1) { 509170854Smarius pa = alloc_phys(PAGE_SIZE_4M, PAGE_SIZE_4M); 51091110Sjake if (pa == (vm_offset_t)-1) 511170854Smarius panic("%s: out of memory", __func__); 512170854Smarius mva = claim_virt(va, PAGE_SIZE_4M, 0); 513170839Smarius if (mva != va) 514170854Smarius panic("%s: can't claim virtual page " 51591110Sjake "(wanted %#lx, got %#lx)", 516170854Smarius __func__, va, mva); 517182020Smarius /* 518182020Smarius * The mappings may have changed, be paranoid. 519182020Smarius */ 52091110Sjake continue; 52191110Sjake } 52293678Stmm /* 52393678Stmm * Actually, we can only allocate two pages less at 52493678Stmm * most (depending on the kernel TSB size). 52593678Stmm */ 52693678Stmm if (dtlb_slot >= dtlb_slot_max) 527170839Smarius panic("%s: out of dtlb_slots", __func__); 52893678Stmm if (itlb_slot >= itlb_slot_max) 529170839Smarius panic("%s: out of itlb_slots", __func__); 53097445Sjake data = TD_V | TD_4M | TD_PA(pa) | TD_L | TD_CP | 53191139Sjake TD_CV | TD_P | TD_W; 53297445Sjake dtlb_store[dtlb_slot].te_pa = pa; 53397445Sjake dtlb_store[dtlb_slot].te_va = va; 534203830Smarius index = dtlb_slot_max - dtlb_slot - 1; 535203830Smarius if (dtlb_enter_sun4u(index, data, va) < 0) 536203830Smarius panic("%s: can't enter dTLB slot %d data " 537203831Smarius "%#lx va %#lx", __func__, index, data, 538203831Smarius va); 539203830Smarius dtlb_slot++; 54097445Sjake itlb_store[itlb_slot].te_pa = pa; 54197445Sjake itlb_store[itlb_slot].te_va = va; 542203830Smarius index = itlb_slot_max - itlb_slot - 1; 543203830Smarius if (itlb_enter_sun4u(index, data, va) < 0) 544203830Smarius panic("%s: can't enter iTLB slot %d data " 545203831Smarius "%#lx va %#lxd", __func__, index, data, 546203831Smarius va); 54797445Sjake itlb_slot++; 54891110Sjake pa = (vm_offset_t)-1; 54984996Srobert } 55085719Sjake len -= len > PAGE_SIZE_4M ? PAGE_SIZE_4M : len; 55185719Sjake va += PAGE_SIZE_4M; 55284996Srobert } 55391110Sjake if (pa != (vm_offset_t)-1) 554170854Smarius release_phys(pa, PAGE_SIZE_4M); 555170839Smarius return (0); 55684996Srobert} 55784996Srobert 55884996Srobertstatic vm_offset_t 55984996Srobertinit_heap(void) 56084996Srobert{ 56184996Srobert 56284996Srobert /* There is no need for continuous physical heap memory. */ 56384996Srobert heapva = (vm_offset_t)OF_claim((void *)HEAPVA, HEAPSZ, 32); 564170839Smarius return (heapva); 56584996Srobert} 56684996Srobert 567203829Smariusstatic phandle_t 568203829Smariusfind_bsp_sun4u(phandle_t node, uint32_t bspid) 569203829Smarius{ 570203829Smarius char type[sizeof("cpu")]; 571203829Smarius phandle_t child; 572203829Smarius uint32_t cpuid; 573203829Smarius 574203829Smarius for (; node > 0; node = OF_peer(node)) { 575203829Smarius child = OF_child(node); 576203829Smarius if (child > 0) { 577203829Smarius child = find_bsp_sun4u(child, bspid); 578203829Smarius if (child > 0) 579203829Smarius return (child); 580203829Smarius } else { 581203829Smarius if (OF_getprop(node, "device_type", type, 582203829Smarius sizeof(type)) <= 0) 583203829Smarius continue; 584203829Smarius if (strcmp(type, "cpu") != 0) 585203829Smarius continue; 586203829Smarius if (OF_getprop(node, cpu_cpuid_prop_sun4u(), &cpuid, 587203829Smarius sizeof(cpuid)) <= 0) 588203829Smarius continue; 589203829Smarius if (cpuid == bspid) 590203829Smarius return (node); 591203829Smarius } 592203829Smarius } 593203829Smarius return (0); 594203829Smarius} 595203829Smarius 596203829Smariusconst char * 597203829Smariuscpu_cpuid_prop_sun4u(void) 598203829Smarius{ 599203829Smarius 600203829Smarius switch (cpu_impl) { 601203829Smarius case CPU_IMPL_SPARC64: 602207537Smarius case CPU_IMPL_SPARC64V: 603203829Smarius case CPU_IMPL_ULTRASPARCI: 604203829Smarius case CPU_IMPL_ULTRASPARCII: 605203829Smarius case CPU_IMPL_ULTRASPARCIIi: 606203829Smarius case CPU_IMPL_ULTRASPARCIIe: 607203829Smarius return ("upa-portid"); 608203829Smarius case CPU_IMPL_ULTRASPARCIII: 609203829Smarius case CPU_IMPL_ULTRASPARCIIIp: 610203829Smarius case CPU_IMPL_ULTRASPARCIIIi: 611203829Smarius case CPU_IMPL_ULTRASPARCIIIip: 612203829Smarius return ("portid"); 613203829Smarius case CPU_IMPL_ULTRASPARCIV: 614203829Smarius case CPU_IMPL_ULTRASPARCIVp: 615203829Smarius return ("cpuid"); 616203829Smarius default: 617203829Smarius return (""); 618203829Smarius } 619203829Smarius} 620203829Smarius 621203829Smariusuint32_t 622203829Smariuscpu_get_mid_sun4u(void) 623203829Smarius{ 624203829Smarius 625203829Smarius switch (cpu_impl) { 626203829Smarius case CPU_IMPL_SPARC64: 627207537Smarius case CPU_IMPL_SPARC64V: 628203829Smarius case CPU_IMPL_ULTRASPARCI: 629203829Smarius case CPU_IMPL_ULTRASPARCII: 630203829Smarius case CPU_IMPL_ULTRASPARCIIi: 631203829Smarius case CPU_IMPL_ULTRASPARCIIe: 632203829Smarius return (UPA_CR_GET_MID(ldxa(0, ASI_UPA_CONFIG_REG))); 633203829Smarius case CPU_IMPL_ULTRASPARCIII: 634203829Smarius case CPU_IMPL_ULTRASPARCIIIp: 635203829Smarius return (FIREPLANE_CR_GET_AID(ldxa(AA_FIREPLANE_CONFIG, 636203829Smarius ASI_FIREPLANE_CONFIG_REG))); 637203829Smarius case CPU_IMPL_ULTRASPARCIIIi: 638203829Smarius case CPU_IMPL_ULTRASPARCIIIip: 639203829Smarius return (JBUS_CR_GET_JID(ldxa(0, ASI_JBUS_CONFIG_REG))); 640203829Smarius case CPU_IMPL_ULTRASPARCIV: 641203829Smarius case CPU_IMPL_ULTRASPARCIVp: 642203829Smarius return (INTR_ID_GET_ID(ldxa(AA_INTR_ID, ASI_INTR_ID))); 643203829Smarius default: 644203829Smarius return (0); 645203829Smarius } 646203829Smarius} 647203829Smarius 64891139Sjakestatic void 649163145Skmacytlb_init_sun4u(void) 65091139Sjake{ 651203829Smarius phandle_t bsp; 65291139Sjake 653182478Smarius cpu_impl = VER_IMPL(rdpr(ver)); 654203829Smarius bsp = find_bsp_sun4u(OF_child(root), cpu_get_mid_sun4u()); 655203829Smarius if (bsp == 0) 656170839Smarius panic("%s: no node for bootcpu?!?!", __func__); 657182020Smarius 658203829Smarius if (OF_getprop(bsp, "#dtlb-entries", &dtlb_slot_max, 65991139Sjake sizeof(dtlb_slot_max)) == -1 || 660203829Smarius OF_getprop(bsp, "#itlb-entries", &itlb_slot_max, 66191139Sjake sizeof(itlb_slot_max)) == -1) 662170854Smarius panic("%s: can't get TLB slot max.", __func__); 663182916Smarius 664182916Smarius if (cpu_impl == CPU_IMPL_ULTRASPARCIIIp) { 665182916Smarius#ifdef LOADER_DEBUG 666182916Smarius printf("pre fixup:\n"); 667182916Smarius pmap_print_tlb_sun4u(); 668182916Smarius#endif 669182916Smarius 670182916Smarius /* 671182916Smarius * Relocate the locked entry in it16 slot 0 (if existent) 672182916Smarius * as part of working around Cheetah+ erratum 34. 673182916Smarius */ 674182916Smarius itlb_relocate_locked0_sun4u(); 675182916Smarius 676182916Smarius#ifdef LOADER_DEBUG 677182916Smarius printf("post fixup:\n"); 678182916Smarius pmap_print_tlb_sun4u(); 679182916Smarius#endif 680182916Smarius } 681182916Smarius 68291139Sjake dtlb_store = malloc(dtlb_slot_max * sizeof(*dtlb_store)); 68391139Sjake itlb_store = malloc(itlb_slot_max * sizeof(*itlb_store)); 68491139Sjake if (dtlb_store == NULL || itlb_store == NULL) 685170854Smarius panic("%s: can't allocate TLB store", __func__); 68691139Sjake} 68791139Sjake 68885719Sjakeint 68985719Sjakemain(int (*openfirm)(void *)) 69084996Srobert{ 69184996Srobert char bootpath[64]; 692163145Skmacy char compatible[32]; 69384996Srobert struct devsw **dp; 69484996Srobert 69584996Srobert /* 696182020Smarius * Tell the Open Firmware functions where they find the OFW gate. 69784996Srobert */ 69885719Sjake OF_init(openfirm); 69984996Srobert 70084996Srobert archsw.arch_getdev = ofw_getdev; 70184996Srobert archsw.arch_copyin = sparc64_copyin; 70284996Srobert archsw.arch_copyout = ofw_copyout; 70384996Srobert archsw.arch_readin = sparc64_readin; 70484996Srobert archsw.arch_autoload = sparc64_autoload; 70584996Srobert 706214526Smarius if (init_heap() == (vm_offset_t)-1) 707214526Smarius OF_exit(); 708214526Smarius setheap((void *)heapva, (void *)(heapva + HEAPSZ)); 709214526Smarius 71084996Srobert /* 71184996Srobert * Probe for a console. 71284996Srobert */ 71384996Srobert cons_probe(); 71484996Srobert 715170854Smarius if ((root = OF_peer(0)) == -1) 716170854Smarius panic("%s: can't get root phandle", __func__); 717170854Smarius OF_getprop(root, "compatible", compatible, sizeof(compatible)); 718221869Sattilio mmu_ops = &mmu_ops_sun4u; 71991139Sjake 720163145Skmacy mmu_ops->tlb_init(); 721163145Skmacy 72284996Srobert /* 72384996Srobert * Initialize devices. 72484996Srobert */ 72584996Srobert for (dp = devsw; *dp != 0; dp++) { 72684996Srobert if ((*dp)->dv_init != 0) 72784996Srobert (*dp)->dv_init(); 72884996Srobert } 72984996Srobert 73084996Srobert /* 73184996Srobert * Set up the current device. 73284996Srobert */ 733170854Smarius OF_getprop(chosen, "bootpath", bootpath, sizeof(bootpath)); 73484996Srobert 735106738Sjake /* 736106738Sjake * Sun compatible bootable CD-ROMs have a disk label placed 737106738Sjake * before the cd9660 data, with the actual filesystem being 738106738Sjake * in the first partition, while the other partitions contain 739106738Sjake * pseudo disk labels with embedded boot blocks for different 740106738Sjake * architectures, which may be followed by UFS filesystems. 741106738Sjake * The firmware will set the boot path to the partition it 742106738Sjake * boots from ('f' in the sun4u case), but we want the kernel 743106738Sjake * to be loaded from the cd9660 fs ('a'), so the boot path 744106738Sjake * needs to be altered. 745106738Sjake */ 746106738Sjake if (bootpath[strlen(bootpath) - 2] == ':' && 747106738Sjake bootpath[strlen(bootpath) - 1] == 'f') { 748106738Sjake bootpath[strlen(bootpath) - 1] = 'a'; 749106738Sjake printf("Boot path set to %s\n", bootpath); 75084996Srobert } 75184996Srobert 752106738Sjake env_setenv("currdev", EV_VOLATILE, bootpath, 75384996Srobert ofw_setcurrdev, env_nounset); 754106738Sjake env_setenv("loaddev", EV_VOLATILE, bootpath, 75584996Srobert env_noset, env_nounset); 75684996Srobert 757101287Sjake printf("\n"); 758101287Sjake printf("%s, Revision %s\n", bootprog_name, bootprog_rev); 759101287Sjake printf("(%s, %s)\n", bootprog_maker, bootprog_date); 76084996Srobert printf("bootpath=\"%s\"\n", bootpath); 76184996Srobert 76284996Srobert /* Give control to the machine independent loader code. */ 76384996Srobert interact(); 764170839Smarius return (1); 76584996Srobert} 76684996Srobert 76791110SjakeCOMMAND_SET(reboot, "reboot", "reboot the system", command_reboot); 76891110Sjake 76991110Sjakestatic int 77091110Sjakecommand_reboot(int argc, char *argv[]) 77191110Sjake{ 77291110Sjake int i; 77391110Sjake 77491110Sjake for (i = 0; devsw[i] != NULL; ++i) 77591110Sjake if (devsw[i]->dv_cleanup != NULL) 77691110Sjake (devsw[i]->dv_cleanup)(); 77791110Sjake 77891110Sjake printf("Rebooting...\n"); 77991110Sjake OF_exit(); 78091110Sjake} 78191110Sjake 78291110Sjake/* provide this for panic, as it's not in the startup code */ 78391110Sjakevoid 78491110Sjakeexit(int code) 78591110Sjake{ 786170839Smarius 78791110Sjake OF_exit(); 78891110Sjake} 78991110Sjake 79091110Sjake#ifdef LOADER_DEBUG 791188455Smariusstatic const char *const page_sizes[] = { 79284996Srobert " 8k", " 64k", "512k", " 4m" 79384996Srobert}; 79484996Srobert 79584996Srobertstatic void 796181398Smariuspmap_print_tte_sun4u(tte_t tag, tte_t tte) 79784996Srobert{ 798170839Smarius 79984996Srobert printf("%s %s ", 800191071Smarius page_sizes[(tte >> TD_SIZE_SHIFT) & TD_SIZE_MASK], 80184996Srobert tag & TD_G ? "G" : " "); 80284996Srobert printf(tte & TD_W ? "W " : " "); 80384996Srobert printf(tte & TD_P ? "\e[33mP\e[0m " : " "); 80484996Srobert printf(tte & TD_E ? "E " : " "); 80584996Srobert printf(tte & TD_CV ? "CV " : " "); 80684996Srobert printf(tte & TD_CP ? "CP " : " "); 80784996Srobert printf(tte & TD_L ? "\e[32mL\e[0m " : " "); 80884996Srobert printf(tte & TD_IE ? "IE " : " "); 80984996Srobert printf(tte & TD_NFO ? "NFO " : " "); 810181398Smarius printf("pa=0x%lx va=0x%lx ctx=%ld\n", 811181398Smarius TD_PA(tte), TLB_TAR_VA(tag), TLB_TAR_CTX(tag)); 81284996Srobert} 813181398Smarius 814181398Smariusstatic void 815181398Smariuspmap_print_tlb_sun4u(void) 81684996Srobert{ 817181398Smarius tte_t tag, tte; 818182478Smarius u_long pstate; 81984996Srobert int i; 82084996Srobert 821182478Smarius pstate = rdpr(pstate); 822181398Smarius for (i = 0; i < itlb_slot_max; i++) { 823182478Smarius wrpr(pstate, pstate & ~PSTATE_IE, 0); 824182478Smarius tte = itlb_get_data_sun4u(i); 825182478Smarius wrpr(pstate, pstate, 0); 82684996Srobert if (!(tte & TD_V)) 82784996Srobert continue; 828181398Smarius tag = ldxa(TLB_DAR_SLOT(i), ASI_ITLB_TAG_READ_REG); 829181398Smarius printf("iTLB-%2u: ", i); 830181398Smarius pmap_print_tte_sun4u(tag, tte); 83184996Srobert } 832181398Smarius for (i = 0; i < dtlb_slot_max; i++) { 833182478Smarius wrpr(pstate, pstate & ~PSTATE_IE, 0); 834182478Smarius tte = dtlb_get_data_sun4u(i); 835182478Smarius wrpr(pstate, pstate, 0); 836181398Smarius if (!(tte & TD_V)) 837181398Smarius continue; 838181398Smarius tag = ldxa(TLB_DAR_SLOT(i), ASI_DTLB_TAG_READ_REG); 839181398Smarius printf("dTLB-%2u: ", i); 840181398Smarius pmap_print_tte_sun4u(tag, tte); 841181398Smarius } 84284996Srobert} 84391110Sjake#endif 844