hwpmc_intel.c revision 320113
1/*- 2 * Copyright (c) 2008 Joseph Koshy 3 * All rights reserved. 4 * 5 * Redistribution and use in source and binary forms, with or without 6 * modification, are permitted provided that the following conditions 7 * are met: 8 * 1. Redistributions of source code must retain the above copyright 9 * notice, this list of conditions and the following disclaimer. 10 * 2. Redistributions in binary form must reproduce the above copyright 11 * notice, this list of conditions and the following disclaimer in the 12 * documentation and/or other materials provided with the distribution. 13 * 14 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND 15 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE 16 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE 17 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE 18 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL 19 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS 20 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) 21 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT 22 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY 23 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 24 * SUCH DAMAGE. 25 */ 26 27/* 28 * Common code for handling Intel CPUs. 29 */ 30 31#include <sys/cdefs.h> 32__FBSDID("$FreeBSD: stable/10/sys/dev/hwpmc/hwpmc_intel.c 320113 2017-06-19 15:34:07Z avg $"); 33 34#include <sys/param.h> 35#include <sys/pmc.h> 36#include <sys/pmckern.h> 37#include <sys/systm.h> 38 39#include <machine/cpu.h> 40#include <machine/cputypes.h> 41#include <machine/md_var.h> 42#include <machine/specialreg.h> 43 44static int 45intel_switch_in(struct pmc_cpu *pc, struct pmc_process *pp) 46{ 47 (void) pc; 48 49 PMCDBG3(MDP,SWI,1, "pc=%p pp=%p enable-msr=%d", pc, pp, 50 pp->pp_flags & PMC_PP_ENABLE_MSR_ACCESS); 51 52 /* allow the RDPMC instruction if needed */ 53 if (pp->pp_flags & PMC_PP_ENABLE_MSR_ACCESS) 54 load_cr4(rcr4() | CR4_PCE); 55 56 PMCDBG1(MDP,SWI,1, "cr4=0x%jx", (uintmax_t) rcr4()); 57 58 return 0; 59} 60 61static int 62intel_switch_out(struct pmc_cpu *pc, struct pmc_process *pp) 63{ 64 (void) pc; 65 (void) pp; /* can be NULL */ 66 67 PMCDBG3(MDP,SWO,1, "pc=%p pp=%p cr4=0x%jx", pc, pp, 68 (uintmax_t) rcr4()); 69 70 /* always turn off the RDPMC instruction */ 71 load_cr4(rcr4() & ~CR4_PCE); 72 73 return 0; 74} 75 76struct pmc_mdep * 77pmc_intel_initialize(void) 78{ 79 struct pmc_mdep *pmc_mdep; 80 enum pmc_cputype cputype; 81 int error, model, nclasses, ncpus, stepping, verov; 82 83 KASSERT(cpu_vendor_id == CPU_VENDOR_INTEL, 84 ("[intel,%d] Initializing non-intel processor", __LINE__)); 85 86 PMCDBG1(MDP,INI,0, "intel-initialize cpuid=0x%x", cpu_id); 87 88 cputype = -1; 89 nclasses = 2; 90 error = 0; 91 verov = 0; 92 model = ((cpu_id & 0xF0000) >> 12) | ((cpu_id & 0xF0) >> 4); 93 stepping = cpu_id & 0xF; 94 95 switch (cpu_id & 0xF00) { 96#if defined(__i386__) 97 case 0x500: /* Pentium family processors */ 98 cputype = PMC_CPU_INTEL_P5; 99 break; 100#endif 101 case 0x600: /* Pentium Pro, Celeron, Pentium II & III */ 102 switch (model) { 103#if defined(__i386__) 104 case 0x1: 105 cputype = PMC_CPU_INTEL_P6; 106 break; 107 case 0x3: case 0x5: 108 cputype = PMC_CPU_INTEL_PII; 109 break; 110 case 0x6: case 0x16: 111 cputype = PMC_CPU_INTEL_CL; 112 break; 113 case 0x7: case 0x8: case 0xA: case 0xB: 114 cputype = PMC_CPU_INTEL_PIII; 115 break; 116 case 0x9: case 0xD: 117 cputype = PMC_CPU_INTEL_PM; 118 break; 119#endif 120 case 0xE: 121 cputype = PMC_CPU_INTEL_CORE; 122 break; 123 case 0xF: 124 /* Per Intel document 315338-020. */ 125 if (stepping == 0x7) { 126 cputype = PMC_CPU_INTEL_CORE; 127 verov = 1; 128 } else { 129 cputype = PMC_CPU_INTEL_CORE2; 130 nclasses = 3; 131 } 132 break; 133 case 0x17: 134 cputype = PMC_CPU_INTEL_CORE2EXTREME; 135 nclasses = 3; 136 break; 137 case 0x1C: /* Per Intel document 320047-002. */ 138 cputype = PMC_CPU_INTEL_ATOM; 139 nclasses = 3; 140 break; 141 case 0x1A: 142 case 0x1E: /* 143 * Per Intel document 253669-032 9/2009, 144 * pages A-2 and A-57 145 */ 146 case 0x1F: /* 147 * Per Intel document 253669-032 9/2009, 148 * pages A-2 and A-57 149 */ 150 cputype = PMC_CPU_INTEL_COREI7; 151 nclasses = 5; 152 break; 153 case 0x2E: 154 cputype = PMC_CPU_INTEL_NEHALEM_EX; 155 nclasses = 3; 156 break; 157 case 0x25: /* Per Intel document 253669-033US 12/2009. */ 158 case 0x2C: /* Per Intel document 253669-033US 12/2009. */ 159 cputype = PMC_CPU_INTEL_WESTMERE; 160 nclasses = 5; 161 break; 162 case 0x2F: /* Westmere-EX, seen in wild */ 163 cputype = PMC_CPU_INTEL_WESTMERE_EX; 164 nclasses = 3; 165 break; 166 case 0x2A: /* Per Intel document 253669-039US 05/2011. */ 167 cputype = PMC_CPU_INTEL_SANDYBRIDGE; 168 nclasses = 5; 169 break; 170 case 0x2D: /* Per Intel document 253669-044US 08/2012. */ 171 cputype = PMC_CPU_INTEL_SANDYBRIDGE_XEON; 172 nclasses = 3; 173 break; 174 case 0x3A: /* Per Intel document 253669-043US 05/2012. */ 175 cputype = PMC_CPU_INTEL_IVYBRIDGE; 176 nclasses = 3; 177 break; 178 case 0x3E: /* Per Intel document 325462-045US 01/2013. */ 179 cputype = PMC_CPU_INTEL_IVYBRIDGE_XEON; 180 nclasses = 3; 181 break; 182 case 0x4e: 183 case 0x5e: 184 cputype = PMC_CPU_INTEL_SKYLAKE; 185 nclasses = 3; 186 break; 187 case 0x3D: 188 case 0x47: 189 cputype = PMC_CPU_INTEL_BROADWELL; 190 nclasses = 3; 191 break; 192 case 0x4f: 193 case 0x56: 194 cputype = PMC_CPU_INTEL_BROADWELL_XEON; 195 nclasses = 3; 196 break; 197 case 0x3F: /* Per Intel document 325462-045US 09/2014. */ 198 case 0x46: /* Per Intel document 325462-045US 09/2014. */ 199 /* Should 46 be XEON. probably its own? */ 200 cputype = PMC_CPU_INTEL_HASWELL_XEON; 201 nclasses = 3; 202 break; 203 case 0x3C: /* Per Intel document 325462-045US 01/2013. */ 204 case 0x45: /* Per Intel document 325462-045US 09/2014. */ 205 cputype = PMC_CPU_INTEL_HASWELL; 206 nclasses = 5; 207 break; 208 case 0x4D: /* Per Intel document 330061-001 01/2014. */ 209 cputype = PMC_CPU_INTEL_ATOM_SILVERMONT; 210 nclasses = 3; 211 break; 212 } 213 break; 214#if defined(__i386__) || defined(__amd64__) 215 case 0xF00: /* P4 */ 216 if (model >= 0 && model <= 6) /* known models */ 217 cputype = PMC_CPU_INTEL_PIV; 218 break; 219 } 220#endif 221 222 if ((int) cputype == -1) { 223 printf("pmc: Unknown Intel CPU.\n"); 224 return (NULL); 225 } 226 227 /* Allocate base class and initialize machine dependent struct */ 228 pmc_mdep = pmc_mdep_alloc(nclasses); 229 230 pmc_mdep->pmd_cputype = cputype; 231 pmc_mdep->pmd_switch_in = intel_switch_in; 232 pmc_mdep->pmd_switch_out = intel_switch_out; 233 234 ncpus = pmc_cpu_max(); 235 error = pmc_tsc_initialize(pmc_mdep, ncpus); 236 if (error) 237 goto error; 238 switch (cputype) { 239#if defined(__i386__) || defined(__amd64__) 240 /* 241 * Intel Core, Core 2 and Atom processors. 242 */ 243 case PMC_CPU_INTEL_ATOM: 244 case PMC_CPU_INTEL_ATOM_SILVERMONT: 245 case PMC_CPU_INTEL_BROADWELL: 246 case PMC_CPU_INTEL_BROADWELL_XEON: 247 case PMC_CPU_INTEL_SKYLAKE: 248 case PMC_CPU_INTEL_CORE: 249 case PMC_CPU_INTEL_CORE2: 250 case PMC_CPU_INTEL_CORE2EXTREME: 251 case PMC_CPU_INTEL_COREI7: 252 case PMC_CPU_INTEL_NEHALEM_EX: 253 case PMC_CPU_INTEL_IVYBRIDGE: 254 case PMC_CPU_INTEL_SANDYBRIDGE: 255 case PMC_CPU_INTEL_WESTMERE: 256 case PMC_CPU_INTEL_WESTMERE_EX: 257 case PMC_CPU_INTEL_SANDYBRIDGE_XEON: 258 case PMC_CPU_INTEL_IVYBRIDGE_XEON: 259 case PMC_CPU_INTEL_HASWELL: 260 case PMC_CPU_INTEL_HASWELL_XEON: 261 error = pmc_core_initialize(pmc_mdep, ncpus, verov); 262 break; 263 264 /* 265 * Intel Pentium 4 Processors, and P4/EMT64 processors. 266 */ 267 268 case PMC_CPU_INTEL_PIV: 269 error = pmc_p4_initialize(pmc_mdep, ncpus); 270 break; 271#endif 272 273#if defined(__i386__) 274 /* 275 * P6 Family Processors 276 */ 277 278 case PMC_CPU_INTEL_P6: 279 case PMC_CPU_INTEL_CL: 280 case PMC_CPU_INTEL_PII: 281 case PMC_CPU_INTEL_PIII: 282 case PMC_CPU_INTEL_PM: 283 error = pmc_p6_initialize(pmc_mdep, ncpus); 284 break; 285 286 /* 287 * Intel Pentium PMCs. 288 */ 289 290 case PMC_CPU_INTEL_P5: 291 error = pmc_p5_initialize(pmc_mdep, ncpus); 292 break; 293#endif 294 295 default: 296 KASSERT(0, ("[intel,%d] Unknown CPU type", __LINE__)); 297 } 298 299 if (error) { 300 pmc_tsc_finalize(pmc_mdep); 301 goto error; 302 } 303 304 /* 305 * Init the uncore class. 306 */ 307#if defined(__i386__) || defined(__amd64__) 308 switch (cputype) { 309 /* 310 * Intel Corei7 and Westmere processors. 311 */ 312 case PMC_CPU_INTEL_COREI7: 313 case PMC_CPU_INTEL_HASWELL: 314 case PMC_CPU_INTEL_SANDYBRIDGE: 315 case PMC_CPU_INTEL_WESTMERE: 316 case PMC_CPU_INTEL_BROADWELL: 317 error = pmc_uncore_initialize(pmc_mdep, ncpus); 318 break; 319 default: 320 break; 321 } 322#endif 323 error: 324 if (error) { 325 pmc_mdep_free(pmc_mdep); 326 pmc_mdep = NULL; 327 } 328 329 return (pmc_mdep); 330} 331 332void 333pmc_intel_finalize(struct pmc_mdep *md) 334{ 335 pmc_tsc_finalize(md); 336 337 switch (md->pmd_cputype) { 338#if defined(__i386__) || defined(__amd64__) 339 case PMC_CPU_INTEL_ATOM: 340 case PMC_CPU_INTEL_ATOM_SILVERMONT: 341 case PMC_CPU_INTEL_BROADWELL: 342 case PMC_CPU_INTEL_BROADWELL_XEON: 343 case PMC_CPU_INTEL_SKYLAKE: 344 case PMC_CPU_INTEL_CORE: 345 case PMC_CPU_INTEL_CORE2: 346 case PMC_CPU_INTEL_CORE2EXTREME: 347 case PMC_CPU_INTEL_COREI7: 348 case PMC_CPU_INTEL_NEHALEM_EX: 349 case PMC_CPU_INTEL_HASWELL: 350 case PMC_CPU_INTEL_HASWELL_XEON: 351 case PMC_CPU_INTEL_IVYBRIDGE: 352 case PMC_CPU_INTEL_SANDYBRIDGE: 353 case PMC_CPU_INTEL_WESTMERE: 354 case PMC_CPU_INTEL_WESTMERE_EX: 355 case PMC_CPU_INTEL_SANDYBRIDGE_XEON: 356 case PMC_CPU_INTEL_IVYBRIDGE_XEON: 357 pmc_core_finalize(md); 358 break; 359 360 case PMC_CPU_INTEL_PIV: 361 pmc_p4_finalize(md); 362 break; 363#endif 364#if defined(__i386__) 365 case PMC_CPU_INTEL_P6: 366 case PMC_CPU_INTEL_CL: 367 case PMC_CPU_INTEL_PII: 368 case PMC_CPU_INTEL_PIII: 369 case PMC_CPU_INTEL_PM: 370 pmc_p6_finalize(md); 371 break; 372 case PMC_CPU_INTEL_P5: 373 pmc_p5_finalize(md); 374 break; 375#endif 376 default: 377 KASSERT(0, ("[intel,%d] unknown CPU type", __LINE__)); 378 } 379 380 /* 381 * Uncore. 382 */ 383#if defined(__i386__) || defined(__amd64__) 384 switch (md->pmd_cputype) { 385 case PMC_CPU_INTEL_BROADWELL: 386 case PMC_CPU_INTEL_COREI7: 387 case PMC_CPU_INTEL_HASWELL: 388 case PMC_CPU_INTEL_SANDYBRIDGE: 389 case PMC_CPU_INTEL_WESTMERE: 390 pmc_uncore_finalize(md); 391 break; 392 default: 393 break; 394 } 395#endif 396} 397