Searched refs:WriteSeqReg (Results 1 - 13 of 13) sorted by relevance

/haiku/src/add-ons/accelerants/s3/
H A Dsavage_dpms.cpp78 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
99 WriteSeqReg(0x0d, sr0D);
103 WriteSeqReg(0x31, 0x10, 0x10); // SR31 bit 4 - FP enable
108 WriteSeqReg(0x31, 0x00, 0x10); // SR31 bit 4 - FP enable
H A Dtrio64_dpms.cpp69 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
90 WriteSeqReg(0x0d, sr0D);
H A Dvirge_dpms.cpp69 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
90 WriteSeqReg(0x0d, sr0D);
H A Dtrio64_mode.cpp87 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
97 WriteSeqReg(0x12, sr12);
98 WriteSeqReg(0x13, sr13);
103 WriteSeqReg(0x15, tmp | 0x02);
104 WriteSeqReg(0x15, tmp | 0x22);
105 WriteSeqReg(0x15, tmp | 0x02);
163 WriteSeqReg(0x15, 0x00, 0x10); // turn off pixel multiplex
164 WriteSeqReg(0x18, 0x00, 0x80);
271 WriteSeqReg(0x01, 0x20, 0x20); // blank the screen
280 WriteSeqReg(
[all...]
H A Dregister_io.h50 void WriteSeqReg(uint8 index, uint8 value);
51 void WriteSeqReg(uint8 index, uint8 value, uint8 mask);
H A Dsavage_mode.cpp148 WriteSeqReg(0x26, 0x4f); // select IGA 2 read/writes
150 WriteSeqReg(0x26, 0x40); // select IGA 1
203 WriteSeqReg(0x26, 0x4f); // select IGA 2 read/writes
205 WriteSeqReg(0x26, 0x40); // select IGA 1
516 WriteSeqReg(0x08, 0x06); // unlock sequencer regs SR09~SRFF
533 WriteSeqReg(0x19, 0);
543 WriteSeqReg(0x30, 0x00, 0x08);
560 WriteSeqReg(0x54, 0x10);
561 WriteSeqReg(0x56, 0x10);
614 WriteSeqReg(
[all...]
H A Dvirge_mode.cpp336 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
340 WriteSeqReg(0x12, regRec.SR12);
341 WriteSeqReg(0x13, regRec.SR13);
344 WriteSeqReg(0x29, regRec.SR29);
347 WriteSeqReg(0x54, regRec.SR54);
348 WriteSeqReg(0x55, regRec.SR55);
349 WriteSeqReg(0x56, regRec.SR56);
350 WriteSeqReg(0x57, regRec.SR57);
353 WriteSeqReg(0x18, regRec.SR18);
357 WriteSeqReg(
[all...]
H A Dsavage_init.cpp166 WriteSeqReg(0x08, 0x06); // unlock sequencer regs SR09~SRFF
261 WriteSeqReg(0x30, 0x00, 0x02); // clear bit 1
281 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
H A Dtrio64_init.cpp123 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
H A Dregister_io.cpp176 void WriteSeqReg(uint8 index, uint8 value) function
188 void WriteSeqReg(uint8 index, uint8 value, uint8 mask) function
H A Dvirge_init.cpp200 WriteSeqReg(0x08, 0x06); // unlock extended sequencer regs
/haiku/src/add-ons/accelerants/intel_810/
H A Di810_dpms.cpp97 WriteSeqReg(1, seq01); // turn the screen on/off
H A Di810_regs.h166 WriteSeqReg(uint8 index, uint8 value) function

Completed in 101 milliseconds