/freebsd-10.0-release/contrib/llvm/lib/CodeGen/SelectionDAG/ |
H A D | LegalizeVectorTypes.cpp | 150 EVT NewVT = N->getValueType(0).getVectorElementType(); local 152 NewVT, N->getOperand(0)); 166 EVT NewVT = N->getValueType(0).getVectorElementType(); local 168 return DAG.getConvertRndSat(NewVT, N->getDebugLoc(), 169 Op0, DAG.getValueType(NewVT), 183 EVT NewVT = N->getValueType(0).getVectorElementType(); local 186 NewVT, Op, N->getOperand(1)); 917 EVT NewVT = Inputs[0].getValueType(); local 918 unsigned NewElts = NewVT.getVectorNumElements(); 975 EVT EltVT = NewVT 2310 EVT NewVT = EVT::getVectorVT(*DAG.getContext(), VT, NewNumElts); local 2521 EVT NewVT = FindMemType(DAG, TLI, LdWidth, WidenVT, LdAlign, WidthDiff); local 2722 EVT NewVT = FindMemType(DAG, TLI, StWidth, ValVT); local [all...] |
H A D | LegalizeTypesGeneric.cpp | 211 EVT NewVT = TLI.getTypeToTransformTo(*DAG.getContext(), OldVT); local 224 NewVT, 2*OldElts), 235 Lo = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, NewVT, NewVec, Idx); 239 Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, NewVT, NewVec, Idx); 346 EVT NewVT = TLI.getTypeToTransformTo(*DAG.getContext(), OldVT); local 368 NewVT, NewElts.size()),
|
H A D | DAGCombiner.cpp | 2108 EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), SimpleSize*2); local 2109 if (TLI.isOperationLegal(ISD::MUL, NewVT)) { 2110 N0 = DAG.getNode(ISD::SIGN_EXTEND, DL, NewVT, N0); 2111 N1 = DAG.getNode(ISD::SIGN_EXTEND, DL, NewVT, N1); 2112 N1 = DAG.getNode(ISD::MUL, DL, NewVT, N0, N1); 2113 N1 = DAG.getNode(ISD::SRL, DL, NewVT, N1, 2144 EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), SimpleSize*2); local 2145 if (TLI.isOperationLegal(ISD::MUL, NewVT)) { 2146 N0 = DAG.getNode(ISD::ZERO_EXTEND, DL, NewVT, N0); 2147 N1 = DAG.getNode(ISD::ZERO_EXTEND, DL, NewVT, N 2226 EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), SimpleSize*2); local 2256 EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), SimpleSize*2); local 7656 EVT NewVT = EVT::getIntegerVT(*DAG.getContext(), NewBW); local [all...] |
H A D | SelectionDAG.cpp | 3536 EVT NewVT = VT; local 3541 NewVT = (VT.getSizeInBits() > 64) ? MVT::i64 : MVT::i32; 3542 if (TLI.isOperationLegalOrCustom(ISD::STORE, NewVT) && 3543 TLI.isSafeMemOpType(NewVT.getSimpleVT())) 3545 else if (NewVT == MVT::i64 && 3549 NewVT = MVT::f64; 3556 NewVT = (MVT::SimpleValueType)(NewVT.getSimpleVT().SimpleTy - 1); 3557 if (NewVT == MVT::i8) 3559 } while (!TLI.isSafeMemOpType(NewVT [all...] |
H A D | LegalizeDAG.cpp | 3028 EVT NewVT = EVT::getVectorVT(*DAG.getContext(), NewEltVT, 3030 assert(NewVT.bitsEq(VT)); 3033 Op0 = DAG.getNode(ISD::BITCAST, dl, NewVT, Op0); 3034 Op1 = DAG.getNode(ISD::BITCAST, dl, NewVT, Op1); 3037 unsigned int factor = NewVT.getVectorNumElements()/VT.getVectorNumElements(); 3053 VT = NewVT;
|
/freebsd-10.0-release/contrib/llvm/lib/CodeGen/ |
H A D | TargetLoweringBase.cpp | 805 MVT NewVT = MVT::getVectorVT(EltTy, NumElts); local 806 if (!TLI->isTypeLegal(NewVT)) 807 NewVT = EltTy; 808 IntermediateVT = NewVT; 810 unsigned NewVTSize = NewVT.getSizeInBits(); 816 MVT DestVT = TLI->getRegisterType(NewVT); 818 if (EVT(DestVT).bitsLT(NewVT)) // Value is expanded, e.g. i64 -> i16. 1098 EVT NewVT = EVT::getVectorVT(Context, EltTy, NumElts); local 1099 if (!isTypeLegal(NewVT)) 1100 NewVT [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Transforms/InstCombine/ |
H A D | InstCombineCalls.cpp | 668 VectorType *NewVT = cast<VectorType>(II->getType()); local 669 unsigned NewWidth = NewVT->getElementType()->getIntegerBitWidth(); 682 ConstantInt::get(NewVT->getElementType(), CV0E * CV1E));
|
/freebsd-10.0-release/contrib/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 6204 MVT NewVT; local 6208 case MVT::v4f32: NewVT = MVT::v2f64; Scale = 2; break; 6209 case MVT::v4i32: NewVT = MVT::v2i64; Scale = 2; break; 6210 case MVT::v8i16: NewVT = MVT::v4i32; Scale = 2; break; 6211 case MVT::v16i8: NewVT = MVT::v4i32; Scale = 4; break; 6212 case MVT::v16i16: NewVT = MVT::v8i32; Scale = 2; break; 6213 case MVT::v32i8: NewVT = MVT::v8i32; Scale = 4; break; 6231 SDValue V1 = DAG.getNode(ISD::BITCAST, dl, NewVT, SVOp->getOperand(0)); 6232 SDValue V2 = DAG.getNode(ISD::BITCAST, dl, NewVT, SVOp->getOperand(1)); 6233 return DAG.getVectorShuffle(NewVT, d 6771 MVT NewVT = NewOp.getValueType().getSimpleVT(); local 6780 MVT NewVT = NewOp.getValueType().getSimpleVT(); local 9234 MVT NewVT = MVT::getVectorVT(EltVT, NumElems/2); local 11418 EVT NewVT = MVT::getVectorVT(EltVT, NumElems/2); local 11948 EVT NewVT = MVT::getVectorVT(EltVT, NumElems/2); local 12090 EVT NewVT = MVT::getVectorVT(EltVT, NumElems/2); local [all...] |
/freebsd-10.0-release/contrib/llvm/lib/Target/ARM/ |
H A D | ARMISelLowering.cpp | 5292 EVT NewVT = getExtensionTo64Bits(OrigTy); 5294 return DAG.getNode(ExtOpcode, N->getDebugLoc(), NewVT, N);
|